Abstract
This paper presents a temperature analysis for NFC-powered Lab-on-Chip (LoC) solutions. It is based on a monolithically implemented LoC and uses a 130 nm standard CMOS process. The LoC has an active chip area of 6.24 mm 2 . An application-independent temperature gathering mesh is implemented on the chip substrate. It allows a real time NFC-caused temperature analysis. Measurement data regarding heat spreading, the influence of the glob top, and the effect of the PCB layout is presented. A warming reduction from 23.05°C to 3.8°C using the same power source is achieved. Detailed data on the temperature gradient over time for warming and cooling is also provided.
Originalsprache | englisch |
---|---|
Titel | 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018 |
Herausgeber (Verlag) | Institute of Electrical and Electronics Engineers |
Seiten | 1058-1061 |
Seitenumfang | 4 |
Band | 2018-August |
ISBN (elektronisch) | 9781538673928 |
DOIs | |
Publikationsstatus | Veröffentlicht - 22 Jan. 2019 |
Veranstaltung | 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 - Windsor, Kanada Dauer: 5 Aug. 2018 → 8 Aug. 2018 |
Konferenz
Konferenz | 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 |
---|---|
Land/Gebiet | Kanada |
Ort | Windsor |
Zeitraum | 5/08/18 → 8/08/18 |
ASJC Scopus subject areas
- Elektronische, optische und magnetische Materialien
- Elektrotechnik und Elektronik