Automated Source-Level Debugging of Synthsizable Verilog Designs

  • Riaz, Naveed (Co-Investigator (CoI))
  • Wotawa, Franz (Principal Investigator (PI))

Project: Research project

Project Details

Description

follows
StatusFinished
Effective start/end date21/08/06 → 31/12/12

Fingerprint

Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.
View full fingerprint