SysRelTests - System Level Reliability Testing under Application STress Conditions

Project: Research project

Project Details


Design of a methodology to analyse the reliability of semiconductors under defined stress conditions, notably with respect to application specific conditions and system contexts.
Effective start/end date1/10/1430/09/17


Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.