A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs

Erich Wenger; Michael Hutter

doi:10.1007/978-3-642-27257-8_12

A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs

Erich Wenger, Michael Hutter

Institute of Applied Information Processing and Communications (7050)

Research output: Chapter in Book/Report/Conference proceeding › Conference paper › peer-review

Abstract

Elliptic Curve Cryptography (ECC) based processors have gained large attention in the context of embedded-system design due to their ability of efficient implementation. In this paper, we present a lowresource processor that supports ECC operations for less than 9 kGEs.
We base our design on an optimized 16-bit microcontroller that provides high flexibility and scalability for various applications. The design allows the use of an optimized RAM-macro block and reduces the complexity by sharing various resources of the controller and the datapath. Our resultsimproves the state of the art in low-resource F 2163 ECC implementations
(14% less area needed compared to the best solution reported). The total
size of the processor is 8,958GEs for a 0.13 μm CMOS technology and needs 285 kcycles for a point multiplication. It shows that the proposed solution is well suitable for low-power designs by providing a power consumption of only 3.2 μW at 100 kHz.

Original language	English
Title of host publication	Smart Card Research and Advanced Applications
Subtitle of host publication	10th IFIP WG 8.8/11.2 International Conference, CARDIS 2011, Leuven, Belgium, September 14-16, 2011, Revised Selected Papers
Place of Publication	Berlin; Heidelberg
Publisher	Springer
Pages	182-198
ISBN (Print)	978-3-642-27256-1
DOIs	https://doi.org/10.1007/978-3-642-27257-8_12
Publication status	Published - 2011
Event	10th IFIP WG 8.8/11.2 International Conference on Smart Card Research and Advanced Applications: CARDIS 2011 - Leuven, Belgium Duration: 14 Sept 2011 → 16 Sept 2011

Publication series

Name	Lecture Notes in Computer Science
Publisher	Springer
Volume	7079

Conference

Conference	10th IFIP WG 8.8/11.2 International Conference on Smart Card Research and Advanced Applications
Abbreviated title	CARDIS 2011
Country/Territory	Belgium
City	Leuven
Period	14/09/11 → 16/09/11

Fields of Expertise

Information, Communication & Computing

Treatment code (Nähere Zuordnung)

Basic - Fundamental (Grundlagenforschung)
Application
Experimental

Access to Document

10.1007/978-3-642-27257-8_12

2011-small-ecc.pdfAccepted author manuscript, 666 KB

PIT - Privacy in the Future Internet of Things
Wenger, E., Feldhofer, M., Hutter, M., Aigner, M. J., Dominikus, S., Posch, K. & Schmidt, J.
1/04/10 → 31/07/12
Project: Research project
RFID Security
Wenger, E. (Co-Investigator (CoI)), Hutter, M. (Co-Investigator (CoI)), Oswald, M. E. (Co-Investigator (CoI)), Posch, K.-C. (Co-Investigator (CoI)), Plos, T. (Co-Investigator (CoI)), Herbst, C. (Co-Investigator (CoI)), Schmidt, J.-M. (Co-Investigator (CoI)), Feldhofer, M. (Co-Investigator (CoI)), Szekely, A. (Co-Investigator (CoI)), Dominikus, S. (Co-Investigator (CoI)), Aigner, M. J. (Co-Investigator (CoI)), Kirschbaum, M. (Co-Investigator (CoI)), Medwed, M. (Co-Investigator (CoI)) & Posch, R. (Co-Investigator (CoI))
1/01/05 → 15/07/19
Project: Research area
VLSI Design
Medwed, M. (Co-Investigator (CoI)), Wenger, E. (Co-Investigator (CoI)), Aigner, M. J. (Co-Investigator (CoI)), Posch, K.-C. (Co-Investigator (CoI)), Hutter, M. (Co-Investigator (CoI)), Kirschbaum, M. (Co-Investigator (CoI)), Schmidt, J.-M. (Co-Investigator (CoI)), Posch, R. (Co-Investigator (CoI)), Dominikus, S. (Co-Investigator (CoI)), Szekely, A. (Co-Investigator (CoI)), Feldhofer, M. (Co-Investigator (CoI)) & Plos, T. (Co-Investigator (CoI))
1/01/95 → 15/07/19
Project: Research area

Cite this

Wenger, E., & Hutter, M. (2011). A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs. In Smart Card Research and Advanced Applications: 10th IFIP WG 8.8/11.2 International Conference, CARDIS 2011, Leuven, Belgium, September 14-16, 2011, Revised Selected Papers (pp. 182-198). (Lecture Notes in Computer Science; Vol. 7079). Springer. https://doi.org/10.1007/978-3-642-27257-8_12

A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs. / Wenger, Erich; Hutter, Michael.
Smart Card Research and Advanced Applications: 10th IFIP WG 8.8/11.2 International Conference, CARDIS 2011, Leuven, Belgium, September 14-16, 2011, Revised Selected Papers. Berlin; Heidelberg: Springer, 2011. p. 182-198 (Lecture Notes in Computer Science; Vol. 7079).

Research output: Chapter in Book/Report/Conference proceeding › Conference paper › peer-review

Wenger, E & Hutter, M 2011, A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs. in Smart Card Research and Advanced Applications: 10th IFIP WG 8.8/11.2 International Conference, CARDIS 2011, Leuven, Belgium, September 14-16, 2011, Revised Selected Papers. Lecture Notes in Computer Science, vol. 7079, Springer, Berlin; Heidelberg, pp. 182-198, 10th IFIP WG 8.8/11.2 International Conference on Smart Card Research and Advanced Applications, Leuven, Belgium, 14/09/11. https://doi.org/10.1007/978-3-642-27257-8_12

Wenger E, Hutter M. A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs. In Smart Card Research and Advanced Applications: 10th IFIP WG 8.8/11.2 International Conference, CARDIS 2011, Leuven, Belgium, September 14-16, 2011, Revised Selected Papers. Berlin; Heidelberg: Springer. 2011. p. 182-198. (Lecture Notes in Computer Science). doi: 10.1007/978-3-642-27257-8_12

Wenger, Erich ; Hutter, Michael. / A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs. Smart Card Research and Advanced Applications: 10th IFIP WG 8.8/11.2 International Conference, CARDIS 2011, Leuven, Belgium, September 14-16, 2011, Revised Selected Papers. Berlin; Heidelberg : Springer, 2011. pp. 182-198 (Lecture Notes in Computer Science).

@inproceedings{9152f0a0c1f347a08d29ef82d2b14b3a,

title = "A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs",

abstract = "Elliptic Curve Cryptography (ECC) based processors have gained large attention in the context of embedded-system design due to their ability of efficient implementation. In this paper, we present a lowresource processor that supports ECC operations for less than 9 kGEs.We base our design on an optimized 16-bit microcontroller that provides high flexibility and scalability for various applications. The design allows the use of an optimized RAM-macro block and reduces the complexity by sharing various resources of the controller and the datapath. Our resultsimproves the state of the art in low-resource F 2163 ECC implementations(14% less area needed compared to the best solution reported). The totalsize of the processor is 8,958GEs for a 0.13 μm CMOS technology and needs 285 kcycles for a point multiplication. It shows that the proposed solution is well suitable for low-power designs by providing a power consumption of only 3.2 μW at 100 kHz.",

author = "Erich Wenger and Michael Hutter",

year = "2011",

doi = "10.1007/978-3-642-27257-8_12",

language = "English",

isbn = "978-3-642-27256-1",

series = "Lecture Notes in Computer Science",

publisher = "Springer",

pages = "182--198",

booktitle = "Smart Card Research and Advanced Applications",

note = "10th IFIP WG 8.8/11.2 International Conference on Smart Card Research and Advanced Applications : CARDIS 2011, CARDIS 2011 ; Conference date: 14-09-2011 Through 16-09-2011",

}

TY - GEN

T1 - A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs

AU - Wenger, Erich

AU - Hutter, Michael

PY - 2011

Y1 - 2011

N2 - Elliptic Curve Cryptography (ECC) based processors have gained large attention in the context of embedded-system design due to their ability of efficient implementation. In this paper, we present a lowresource processor that supports ECC operations for less than 9 kGEs.We base our design on an optimized 16-bit microcontroller that provides high flexibility and scalability for various applications. The design allows the use of an optimized RAM-macro block and reduces the complexity by sharing various resources of the controller and the datapath. Our resultsimproves the state of the art in low-resource F 2163 ECC implementations(14% less area needed compared to the best solution reported). The totalsize of the processor is 8,958GEs for a 0.13 μm CMOS technology and needs 285 kcycles for a point multiplication. It shows that the proposed solution is well suitable for low-power designs by providing a power consumption of only 3.2 μW at 100 kHz.

AB - Elliptic Curve Cryptography (ECC) based processors have gained large attention in the context of embedded-system design due to their ability of efficient implementation. In this paper, we present a lowresource processor that supports ECC operations for less than 9 kGEs.We base our design on an optimized 16-bit microcontroller that provides high flexibility and scalability for various applications. The design allows the use of an optimized RAM-macro block and reduces the complexity by sharing various resources of the controller and the datapath. Our resultsimproves the state of the art in low-resource F 2163 ECC implementations(14% less area needed compared to the best solution reported). The totalsize of the processor is 8,958GEs for a 0.13 μm CMOS technology and needs 285 kcycles for a point multiplication. It shows that the proposed solution is well suitable for low-power designs by providing a power consumption of only 3.2 μW at 100 kHz.

U2 - 10.1007/978-3-642-27257-8_12

DO - 10.1007/978-3-642-27257-8_12

M3 - Conference paper

SN - 978-3-642-27256-1

T3 - Lecture Notes in Computer Science

SP - 182

EP - 198

BT - Smart Card Research and Advanced Applications

PB - Springer

CY - Berlin; Heidelberg

T2 - 10th IFIP WG 8.8/11.2 International Conference on Smart Card Research and Advanced Applications

Y2 - 14 September 2011 through 16 September 2011

ER -

A Hardware Processor Supporting Elliptic Curve Cryptography for Less Than 9 kGEs

Abstract

Publication series

Conference

Fields of Expertise

Treatment code (Nähere Zuordnung)

Access to Document

Fingerprint

Projects

PIT - Privacy in the Future Internet of Things

RFID Security

VLSI Design

Cite this