A Hierarchical Pre-Layout Power Integrity Simulation Flow for Mixed Signal & RF Integrated Circuits

Martin Unterweissacher

Institute of Electronics (4390)

Research output: Thesis › Doctoral Thesis

Original language	German
Publication status	Published - 2009

Cite this