A Phase-Domain All-Digital Phase-Locked Loop Architecture without Reference Clock Retiming

Stefan Mendel, Christian Vogel, Nicola Da Dalt

Research output: Contribution to journal › Article › peer-review

Original language	English
Pages (from-to)	860-864
Journal	IEEE Transactions on Circuits and Systems II: Analog an Digital Signal Processing
Volume	56
Issue number	11
Publication status	Published - 2009

Cite this

@article{c2b96eea04974a73ad89dec92ad3651e,

title = "A Phase-Domain All-Digital Phase-Locked Loop Architecture without Reference Clock Retiming",

author = "Stefan Mendel and Christian Vogel and {Da Dalt}, Nicola",

year = "2009",

language = "English",

volume = "56",

pages = "860--864",

journal = "IEEE Transactions on Circuits and Systems II: Analog an Digital Signal Processing",

issn = "1558-3791",

publisher = "Institute of Electrical and Electronics Engineers",

number = "11",

}

TY - JOUR

T1 - A Phase-Domain All-Digital Phase-Locked Loop Architecture without Reference Clock Retiming

AU - Mendel, Stefan

AU - Vogel, Christian

AU - Da Dalt, Nicola

PY - 2009

Y1 - 2009

UR - http://www2.spsc.tugraz.at/people/cvogel/ADPLL.html

M3 - Article

SN - 1558-3791

VL - 56

SP - 860

EP - 864

JO - IEEE Transactions on Circuits and Systems II: Analog an Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog an Digital Signal Processing

IS - 11

ER -