An application of system level efficient ESD design for high- speed USB3.x interface

Pengyu Wei, Giorgi Maghlakelidze, Jianchi Zhou, Harald Gossner, David Pommerenke

Research output: Chapter in Book/Report/Conference proceedingConference paperpeer-review


A high-speed USB3.x IO is analyzed using the System level efficient ESD design methodology [1] using on-board current and voltage measurements for the TX and RX pins. The interactions between external ESD protection device and the on-chip ESD protection circuit is investigated in measurement and simulation.

Original languageEnglish
Title of host publicationElectrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2018
PublisherESD Association
ISBN (Electronic)1585373028
Publication statusPublished - 25 Oct 2018
Externally publishedYes
Event40th Annual Electrical Overstress/Electrostatic Discharge Symposium: EOS/ESD 2018 - Reno, United States
Duration: 23 Sept 201828 Sept 2018

Publication series

NameElectrical Overstress/Electrostatic Discharge Symposium Proceedings
ISSN (Print)0739-5159


Conference40th Annual Electrical Overstress/Electrostatic Discharge Symposium
Country/TerritoryUnited States

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this