Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods

Amir Moradi; Mario Kirschbaum; Thomas Eisenbarth; Christof Paar

doi:10.1109/TVLSI.2011.2160375

Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods

Amir Moradi, Mario Kirschbaum, Thomas Eisenbarth, Christof Paar

Institute of Applied Information Processing and Communications (7050)

Research output: Contribution to journal › Article › peer-review

Original language	English
Pages (from-to)	1578-1589
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	20
Issue number	9
DOIs	https://doi.org/10.1109/TVLSI.2011.2160375
Publication status	Published - 2012

Fields of Expertise

Information, Communication & Computing

Access to Document

10.1109/TVLSI.2011.2160375

Cite this

@article{03a4f9301e63499298e03d014e0698c2,

title = "Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods",

author = "Amir Moradi and Mario Kirschbaum and Thomas Eisenbarth and Christof Paar",

year = "2012",

doi = "10.1109/TVLSI.2011.2160375",

language = "English",

volume = "20",

pages = "1578--1589",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers",

number = "9",

}

TY - JOUR

T1 - Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods

AU - Moradi, Amir

AU - Kirschbaum, Mario

AU - Eisenbarth, Thomas

AU - Paar, Christof

PY - 2012

Y1 - 2012

UR - http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5960822

U2 - 10.1109/TVLSI.2011.2160375

DO - 10.1109/TVLSI.2011.2160375

M3 - Article

SN - 1063-8210

VL - 20

SP - 1578

EP - 1589

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 9

ER -

Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods

Fields of Expertise

Access to Document

Other files and links

FWF - IIA - Investigation of Implementation Attacks

Cite this

Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods

Fields of Expertise

Access to Document

Other files and links

Projects

FWF - IIA - Investigation of Implementation Attacks

Cite this