Using unsatisfiable cores to debug multiple design errors

Andre Suelflow, Goerschwin Fey, Roderick Paul Bloem, Rolf Drechsler

Research output: Chapter in Book/Report/Conference proceedingConference paperpeer-review

Original languageEnglish
Title of host publicationProceedings of the 18th ACM Great Lakes symposium on VLSI
Publisher.
Pages77-82
DOIs
Publication statusPublished - 2008
EventACM Great Lakes Symposium on VLSI: GLSVLSI 2008 - Orlando, United States
Duration: 4 May 20086 May 2008

Conference

ConferenceACM Great Lakes Symposium on VLSI
Country/TerritoryUnited States
CityOrlando
Period4/05/086/05/08

Cite this