# **Medha**: <u>M</u>icrocoded <u>H</u>ardware <u>A</u>ccelerator for computing on <u>E</u>ncrypted <u>D</u>ata

Cryptographic Hardware and Embedded Systems (CHES), 2023

<u>Ahmet Can Mert</u><sup>1</sup>, Aikata<sup>1</sup>, Sunmin Kwon<sup>2</sup>, Youngsam Shin<sup>2</sup>, Donghoon Yoo<sup>2</sup>, Yongwoo Lee, Sujoy Sinha Roy<sup>1</sup>

IAIK, Graz University of Technology, Graz, Austria
 Samsung Advanced Institute of Technology, Suwon, Republic of Korea



- 1. Motivation and Background
- 2. Microcoded Hardware Accelerator
  - Architecture of homomorphic processor
  - FPGA implementation with placement-friendly layout
- 3. Evaluation Results



- 1. Motivation and Background
- 2. Microcoded Hardware Accelerator
  - Architecture of homomorphic processor
  - FPGA implementation with placement-friendly layout
- 3. Evaluation Results

Homomorphic Encryption (HE) allows computation on the encrypted data.



- 1. Computationally intensive:  $10^4$  to  $10^5 \times$  plain computation
  - Large polynomial arithmetic
  - Long integer arithmetic

- 1. Computationally intensive:  $10^4$  to  $10^5 \times$  plain computation
  - Large polynomial arithmetic
  - Long integer arithmetic
- 2. Ciphertexts are several MBs

## Challenges in accelerating Homomorphic Encryption

- 1. Computationally intensive:  $10^4$  to  $10^5 \times$  plain computation
  - Large polynomial arithmetic
  - Long integer arithmetic
- 2. Ciphertexts are several MBs



1. Computationally intensive:  $10^5 \mbox{ to } 10^4 \times \mbox{ plain computation}$ 

$$\mathbb{O}(N^2) o \mathbb{O}(N \log_2 N)$$

- Large polynomial arithmetic ← NTT
- Long integer arithmetic
- 2. Ciphertexts are several MBs

- 1. Computationally intensive:  $10^5 \mbox{ to } 10^4 \times \mbox{ plain computation}$ 
  - Large polynomial arithmetic
  - Long integer arithmetic  $\leftarrow$  RNS
- 2. Ciphertexts are several MBs

$$Q 
ightarrow \prod_{i=0}^{L-1} q_i$$





- Homomorphic operations:
  - Addition: 2L additions



- Homomorphic operations:
  - Addition: 2L additions
  - Multiplication: 4L multiplications, L additions



- Homomorphic operations:
  - Addition: 2L additions
  - Multiplication: 4L multiplications, L additions
  - Relinearization: L(L + 1) base conversions, 2L(L + 1) multiplications



- Homomorphic operations:
  - Addition: 2L additions
  - Multiplication: 4L multiplications, L additions
  - Relinearization: L(L + 1) base conversions, 2L(L + 1) multiplications (Base conversion: NTT  $\rightarrow q_i$  to  $q_j \rightarrow INTT$ )



(Xilinx Alveo U250 FPGA)



(Xilinx Alveo U250 FPGA)

- 1. Computationally intensive
  - Scheduling operations
  - Target platform constraints



(Xilinx Alveo U250 FPGA)

- 1. Computationally intensive
  - Scheduling operations
  - Target platform constraints
- 2. Ciphertexts are several MBs
  - On-chip memory is limited
  - Off-chip transfer is very slow



#### (Xilinx Alveo U250 FPGA)

- 1. Computationally intensive
  - Scheduling operations
  - Target platform constraints
- 2. Ciphertexts are several MBs
  - On-chip memory is limited
  - Off-chip transfer is very slow

## Our Solution: Medha



1. Motivation and Background

## 2. Microcoded Hardware Accelerator

- Architecture of homomorphic processor
- FPGA implementation with placement-friendly layout
- 3. Evaluation Results

## An Overview of HW-based HE accelerators in the literature

#### Two main tracks:

- 1. Accelerator prototypes in FPGA/ASIC
- 2. Simulation model of accelerator

Accelerator prototypes in FPGA/ASIC HEAWS<sup>[TRV20]</sup>, HEAX<sup>[RLPD20]</sup>, CoFHEE<sup>[INSA+23]</sup> Simulation model of accelerator

F1<sup>[FSK+21]</sup>, BTS<sup>[KKK+22]</sup>, CraterLake<sup>[SFK+22]</sup>

[TRV20] Furkan Turan et al. HEAWS: an accelerator for homomorphic encryption on the amazon AWS FPGA. IEEE ToC, 2020. [RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020. [NSA+23] Mohammed Nabeel et al. CoFHEE: A Co-processor for Fully Homomorphic Encryption Execution. DATE 2023. [FSK+21] Axel Feldmann et al. F1: A fast and programmable accelerator for fully homomorphic encryption. MICRO 2021. [KKK+22] Sangpyo Kim et al. BTS: An Accelerator for Bootstrappable Fully Homomorphic Encryption. ISCA 2022. [SFK+22] Samardzic et al. CraterLake: A Hardware Accelerator for Efficient Unbounded Computation on Encrypted Data. ISCA 2022.

## An Overview of HW-based HE accelerators in the literature

• HEAX<sup>[RLPD20]</sup> follows a block-pipelined architecture.

<sup>[</sup>RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020.

## An Overview of HW-based HE accelerators in the literature

- HEAX<sup>[RLPD20]</sup> follows a block-pipelined architecture.
  - Sub-routine specific for HE



[RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020.

# Design Goals

1. A programmable hardware accelerator architecture for RNS-CKKS

- 1. A programmable hardware accelerator architecture for RNS-CKKS
  - Low-latency oriented design with flexibility

- 1. A programmable hardware accelerator architecture for RNS-CKKS
  - Low-latency oriented design with flexibility
  - Supporting  $N = 2^{14}$  and  $N = 2^{15}$  with RNS moduli sizes 54/60-bit

- 1. A programmable hardware accelerator architecture for RNS-CKKS
  - Low-latency oriented design with flexibility
  - Supporting  $N = 2^{14}$  and  $N = 2^{15}$  with RNS moduli sizes 54/60-bit
- 2. Verification and benchmarking on real FPGA (Xilinx Alveo U250 card)

- 1. A programmable hardware accelerator architecture for RNS-CKKS
  - Low-latency oriented design with flexibility
  - Supporting  $N = 2^{14}$  and  $N = 2^{15}$  with RNS moduli sizes 54/60-bit
- 2. Verification and benchmarking on real FPGA (Xilinx Alveo U250 card)

Medha: Microcoded Hardware Accelerator for computing on Encrypted Data



- 1. Motivation and Background
- 2. Microcoded Hardware Accelerator
  - Architecture of homomorphic processor
  - FPGA implementation with placement-friendly layout
- 3. Evaluation Results

We design a *flexible instruction-set architecture* for each RNS base:

• Each RNS base  $\rightarrow$  One processing element (RPAU)

We design a *flexible instruction-set architecture* for each RNS base:

• Each RNS base  $\rightarrow$  One processing element (RPAU)



We use two cores, NTT and Dyadic, to speedup relineatization operation.

- NTT core (for base conversion)
- Dyadic core (for multiplying with keys)

We use two cores, NTT and Dyadic, to speedup relineatization operation.

- NTT core (for base conversion)
- Dyadic core (for multiplying with keys)














Parallel execution of NTT & dyadic cores results in significant cycle reduction!

# Customized on-chip memory design

## Customized on-chip memory design

#### Utilizing left-over bits in BRAM/URAM

- One URAM address can store 72-bits
- One BRAM address can store 18/36/72-bits
- We use 54-bits RNS bases

## Customized on-chip memory design

#### Utilizing left-over bits in BRAM/URAM

- One URAM address can store 72-bits
- One BRAM address can store 18/36/72-bits
- We use 54-bits RNS bases

We created a virtual memory to utilize left-over bits in BRAM/URAM.

• Example: 54-bit coefficient storage in URAM





- 1. Motivation and Background
- 2. Microcoded Hardware Accelerator
  - Architecture of homomorphic processor
  - FPGA implementation with placement-friendly layout
- 3. Evaluation Results

- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial

- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.

- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



- 1. Each RNS base arithmetic is implemented by one processing element.
  - Each processing element stores its residue polynomial
  - Relinearization operation requires polynomials to be exchanged between RPAUs.



2. Target platform (Xilinx Alveo U250 FPGA) constraints

Image is retrieved from https://docs.xilinx.com/v/u/en-US/wp380\_Stacked\_Silicon\_Interconnect\_Technology

2. Target platform (Xilinx Alveo U250 FPGA) constraints



Image is retrieved from https://docs.xilinx.com/v/u/en-US/wp380\_Stacked\_Silicon\_Interconnect\_Technology

2. Target platform (Xilinx Alveo U250 FPGA) constraints



• Two neighboring SLRs are connected using a limited number of wires.

Image is retrieved from https://docs.xilinx.com/v/u/en-US/wp380\_Stacked\_Silicon\_Interconnect\_Technology

SLR0	SLR1	SLR2	SLR3

SLR0	SLR1	SLR2	SLR3
RPAU#7	RPAU#6	RPAU#4	RPAU#3
RPAU#8	RPAU#9	RPAU#5	RPAU#2
		RPAU#0	RPAU#1

SLR0	SLR1	SLR2	SLR3
RPAU#7	RPAU#6	RPAU#4	RPAU#3
RPAU#8	RPAU#9	RPAU#5	RPAU#2
<	<		
















Placing/Interconnecting RPAUs is a huge engineering challenge!



Placing/Interconnecting RPAUs is a huge engineering challenge!



Placing/Interconnecting RPAUs is a huge engineering challenge!



We need an efficient method to interconnect and map RPAUs!

## Placement-friendly Layout





- Wiring complexity:  $\mathbb{O}(L^2) \to \mathbb{O}(L)$
- Still many SLR-crossing nets



- Wiring complexity:  $\mathbb{O}(L^2) \to \mathbb{O}(L)$
- Still many SLR-crossing nets





- Wiring complexity:  $\mathbb{O}(L^2) \to \mathbb{O}(L)$
- Still many SLR-crossing nets



- Only neighbouring RPAUs connected
- Few SLR-crossing nets



- 1. Motivation and Background
- 2. Microcoded Hardware Accelerator
  - Architecture of homomorphic processor
  - FPGA implementation with placement-friendly layout
- 3. Evaluation Results

## **Evaluation Results**

As a proof of concept, our implementation employs 10 PEs and two parameter sets.

- Set-1:  $\log_2(pQ) = 438$ ,  $N = 2^{14}$
- Set-2:  $\log_2(pQ) = 546$ ,  $N = 2^{15}$

Resource utilization on Xilinx Alveo U250 FPGA (in %)



Placement of Medha on the Alveo U250 FPGA chip.



<sup>[</sup>SEA20] Microsoft SEAL (release 3.6). https://github.com/Microsoft/SEAL, November 2020. Microsoft Research, Redmond, WA. [RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020.

- Homomorphic operation benchmark
  - Hom. Mult. + Relin. for Set-1: **497** $\mu$  sec
  - Hom. Mult. + Relin. for Set-2: 1,374 $\mu$  sec

<sup>[</sup>SEA20] Microsoft SEAL (release 3.6). https://github.com/Microsoft/SEAL, November 2020. Microsoft Research, Redmond, WA. [RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020.

- Homomorphic operation benchmark
  - Hom. Mult. + Relin. for Set-1: **497** $\mu$  sec
  - Hom. Mult. + Relin. for Set-2: 1,374 $\mu$  sec
- End-to-end application benchmark (logistic regression)
  - $64 \times$  speedup compared to the implementation in SEAL <sup>[SEA20]</sup>

<sup>[</sup>SEA20] Microsoft SEAL (release 3.6). https://github.com/Microsoft/SEAL, November 2020. Microsoft Research, Redmond, WA. [RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020.

- Homomorphic operation benchmark
  - Hom. Mult. + Relin. for Set-1: **497** $\mu$  sec
  - Hom. Mult. + Relin. for Set-2: 1,374 $\mu$  sec
- End-to-end application benchmark (logistic regression)
  - $64 \times$  speedup compared to the implementation in SEAL <sup>[SEA20]</sup>
- Comparison with HEAX [RLPD20]
  - $\mathbf{2.3}\times$  better latency

<sup>[</sup>SEA20] Microsoft SEAL (release 3.6). https://github.com/Microsoft/SEAL, November 2020. Microsoft Research, Redmond, WA. [RLPD20] M. Sadegh Riazi et al. HEAX: an architecture for computing on encrypted data. ASPLOS 2020.

### **Evaluation Results**



# **Medha**: <u>M</u>icrocoded <u>H</u>ardware <u>A</u>ccelerator for computing on <u>E</u>ncrypted <u>D</u>ata

Cryptographic Hardware and Embedded Systems (CHES), 2023

<u>Ahmet Can Mert</u><sup>1</sup>, Aikata<sup>1</sup>, Sunmin Kwon<sup>2</sup>, Youngsam Shin<sup>2</sup>, Donghoon Yoo<sup>2</sup>, Yongwoo Lee, Sujoy Sinha Roy<sup>1</sup>

IAIK, Graz University of Technology, Graz, Austria
Samsung Advanced Institute of Technology, Suwon, Republic of Korea