The FPGA Implementation and Analysis of a Parallel Processor for Logic Simulation

Activity: Examination or supervision › External examination

Description

Dissertation
Period27 May 2004
ExamineeVivian Mark Bessler, Vivian Mark Bessler & Vivian Mark Bessler
Examination held at
  • University College Dublin