Power-Analysis Resistant AES Implementation with Instruction Set Extensions

Stefan Tillich; Johann Großschädl

doi:10.1007/978-3-540-74735-2_21

Power-Analysis Resistant AES Implementation with Instruction Set Extensions

Stefan Tillich, Johann Großschädl

Institut für Angewandte Informationsverarbeitung und Kommunikationstechnologie (7050)

Publikation: Beitrag in Buch/Bericht/Konferenzband › Beitrag in einem Konferenzband › Begutachtung

Originalsprache	englisch
Titel	Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings
Redakteure/-innen	Pascal Paillier, Ingrid Verbauwhede
Herausgeber (Verlag)	Springer Verlag
Seiten	303-319
Band	4727
ISBN (Print)	978-3-540-74734-5
DOIs	https://doi.org/10.1007/978-3-540-74735-2_21
Publikationsstatus	Veröffentlicht - 2007
Veranstaltung	Cryptographic Hardware and Embedded Systems - CHES 2005 - Vienna Dauer: 31 Aug. 2005 → 13 Sept. 2007

Publikationsreihe

Name	Lecture Notes in Computer Science
Herausgeber (Verlag)	Springer Verlag

Konferenz

Konferenz	Cryptographic Hardware and Embedded Systems - CHES 2005
Ort	Vienna
Zeitraum	31/08/05 → 13/09/07

Treatment code (Nähere Zuordnung)

Application
Experimental

Zugriff auf Dokument

10.1007/978-3-540-74735-2_21

CHES2007_PAR.pdfEndgültige, publizierte Fassung, 264 KB

Andere Dateien und Links

EU - SMEPP - Secure Middleware for embedded Peer-to-Peer Systems
Tillich, S., Wolkerstorfer, J., Payer, U., Kraxberger, S. & Aigner, M. J.
15/09/06 → 14/09/09
Projekt: Foschungsprojekt
ECRYPT - EU-eCrypt FP6 NoE - Network of Excellence in Cryptology
Mendel, F., Mangard, S., Rijmen, V., Feldhofer, M., Tillich, S., Posch, K., Aigner, M. J., Schläffer, M., Großschädl, J., Rechberger, C., Wolkerstorfer, J., Pramstaller, N. & Oswald, M. E.
1/02/04 → 30/06/08
Projekt: Foschungsprojekt
Instruction Set Extensions and Architectural Enhancements for Public-Key Cryptography on General-Purpose RISC Processors
Tillich, S., Großschädl, J., Szekely, A. & Posch, K.
1/12/03 → 31/10/06
Projekt: Foschungsprojekt

Dieses zitieren

Tillich, S., & Großschädl, J. (2007). Power-Analysis Resistant AES Implementation with Instruction Set Extensions. in P. Paillier, & I. Verbauwhede (Hrsg.), Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings (Band 4727, S. 303-319). (Lecture Notes in Computer Science). Springer Verlag. https://doi.org/10.1007/978-3-540-74735-2_21

Power-Analysis Resistant AES Implementation with Instruction Set Extensions. / Tillich, Stefan; Großschädl, Johann.

Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings. Hrsg. / Pascal Paillier; Ingrid Verbauwhede. Band 4727 Springer Verlag, 2007. S. 303-319 (Lecture Notes in Computer Science).

Publikation: Beitrag in Buch/Bericht/Konferenzband › Beitrag in einem Konferenzband › Begutachtung

Tillich, S & Großschädl, J 2007, Power-Analysis Resistant AES Implementation with Instruction Set Extensions. in P Paillier & I Verbauwhede (Hrsg.), Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings. Bd. 4727, Lecture Notes in Computer Science, Springer Verlag, S. 303-319, Cryptographic Hardware and Embedded Systems - CHES 2005, Vienna, 31/08/05. https://doi.org/10.1007/978-3-540-74735-2_21

Tillich S, Großschädl J. Power-Analysis Resistant AES Implementation with Instruction Set Extensions. in Paillier P, Verbauwhede I, Hrsg., Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings. Band 4727. Springer Verlag. 2007. S. 303-319. (Lecture Notes in Computer Science). doi: 10.1007/978-3-540-74735-2_21

Tillich, Stefan ; Großschädl, Johann. / Power-Analysis Resistant AES Implementation with Instruction Set Extensions. Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings. Hrsg. / Pascal Paillier ; Ingrid Verbauwhede. Band 4727 Springer Verlag, 2007. S. 303-319 (Lecture Notes in Computer Science).

@inproceedings{887dde0c62ca4d26bd49a1f4c244a922,

title = "Power-Analysis Resistant AES Implementation with Instruction Set Extensions",

author = "Stefan Tillich and Johann Gro{\ss}sch{\"a}dl",

year = "2007",

doi = "10.1007/978-3-540-74735-2_21",

language = "English",

isbn = "978-3-540-74734-5",

volume = "4727",

series = "Lecture Notes in Computer Science",

publisher = "Springer Verlag",

pages = "303--319",

editor = "Pascal Paillier and Ingrid Verbauwhede",

booktitle = "Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings",

address = "Germany",

note = "Cryptographic Hardware and Embedded Systems - CHES 2005 ; Conference date: 31-08-2005 Through 13-09-2007",

}

TY - GEN

T1 - Power-Analysis Resistant AES Implementation with Instruction Set Extensions

AU - Tillich, Stefan

AU - Großschädl, Johann

PY - 2007

Y1 - 2007

UR - http://www.springerlink.com/content/44858831m5761k61/

UR - http://www.springerlink.com/content/635721606163x187/fulltext.pdf

U2 - 10.1007/978-3-540-74735-2_21

DO - 10.1007/978-3-540-74735-2_21

M3 - Conference paper

SN - 978-3-540-74734-5

VL - 4727

T3 - Lecture Notes in Computer Science

SP - 303

EP - 319

BT - Cryptographic Hardware and embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 2007, Proceedings

A2 - Paillier, Pascal

A2 - Verbauwhede, Ingrid

PB - Springer Verlag

T2 - Cryptographic Hardware and Embedded Systems - CHES 2005

Y2 - 31 August 2005 through 13 September 2007

ER -

Power-Analysis Resistant AES Implementation with Instruction Set Extensions

Publikationsreihe

Konferenz

Treatment code (Nähere Zuordnung)

Zugriff auf Dokument

Andere Dateien und Links

Projekte

EU - SMEPP - Secure Middleware for embedded Peer-to-Peer Systems

ECRYPT - EU-eCrypt FP6 NoE - Network of Excellence in Cryptology

Instruction Set Extensions and Architectural Enhancements for Public-Key Cryptography on General-Purpose RISC Processors

Dieses zitieren