Proteus: A Pipelined NTT Architecture Generator

Publikation: Beitrag in einer FachzeitschriftArtikelBegutachtung

Abstract

Number Theoretic Transform (NTT) is a fundamental building block in emerging cryptographic constructions like fully homomorphic encryption, post-quantum cryptography and zero-knowledge proof. In this work, we introduce Proteus, an open-source parametric hardware to generate pipelined architectures for the NTT. For a given parameter set including the polynomial degree and size of the coefficient modulus, Proteus can generate Radix-2 NTT architectures using Singlepath Delay Feedback (SDF) and Multi-path Delay Commutator (MDC) approaches. We also present a detailed analysis of NTT implementation approaches and use several optimizations to achieve the best NTT configuration. Our evaluations demonstrate performance gain up to 1.8× compared to SDF and MDC-based NTT implementations in the literature. Our SDF and MDC architectures use 1.75× and 6.5× less DSPs, and 3× and 10.5× less BRAMs, respectively, compared to state-of-the-art SDF and MDC-based NTT implementations.
Originalspracheenglisch
Seitenumfang11
FachzeitschriftIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Jahrgang20
Ausgabenummer18
PublikationsstatusEingereicht - 27 Feb. 2024

Fields of Expertise

  • Information, Communication & Computing

Fingerprint

Untersuchen Sie die Forschungsthemen von „Proteus: A Pipelined NTT Architecture Generator“. Zusammen bilden sie einen einzigartigen Fingerprint.

Dieses zitieren